

Figure 1




Figure 2




FIGURE 3A




FIGURE 3B




FIGURE 3C




FIGURE 3D




FIGURE 3E




FIGURE 3F






FIGURE 3G




FIGURE 3H

uart1 - UART [Page 1 of 1]

Baud Rate

Input Clock Frequency (Hz): 33333000

Baud Rate (bps): 115200

Baud Rate Error: 0.46839058%

☐ Baud rate can be changed by software (divisor register is writeable)

Parity: N Data Bits: 8 Stop Bits: 1

Cancel Prev Next Finish

FIGURE 3I

**nios - Nios System Builder [Page 3 of 6]**

System CPU: 32-bit Altera Nios(TM) CPU with Address Range 0x000000-0x1FFFFFF **Edit CPU...**

System Clock (MHz): **33.333**

System Peripherals:

Use	Name	Type	Base Addr	End Addr	IRQ
<input checked="" type="checkbox"/>	uart1	UART (RS-232 serial port)	0x400	0x00041F	26

**Add Peripheral...** **Edit...** **Rename** **Delete**

Double-click on a peripheral name to edit. Select a cell to view errors / edit contents

v1.1, build 135

**Cancel** **Next >** **Generate**

FIGURE 3J






FIGURE 3K

**button\_pio - PIO [Page 1 of 2]**

How many bits of PIO would you like?

PIO width must be between 1 and 32

Type of pins

- ☐ Tri-state (bidirectional) pins
- ☒ Input pins only
- ☐ Output pins only
- ☐ Both input pins and output pins

Cancel Next > Finish




FIGURE 3L

FIGURE 3M

nios - Nios System Builder [Page 3 of 6]

System CPU: 32-bit Altera Nios(TM) CPU with Address Range [0x000000..0x1FFFFFF]
Edit CPU...

System Clock (MHz): 33.333

System Peripherals:

Add Peripheral...
Edit
Rename
Delete

Use	Name	Type	Base Addr.	End Addr.	IRQ
<input checked="" type="checkbox"/>	uart1	UART (RS-232 serial port)	0x400	0x00041F	26
<input checked="" type="checkbox"/>	timer1	Interval Timer	0x440	0x00045F	25
<input checked="" type="checkbox"/>	button_pio	PIO (Parallel I/O)	0x470	0x00047F	27

Double-click on a peripheral name to edit. Select a cell to view errors / edit contents

v1.1, build 135

Cancel
Prev
Next
Generate

FIGURE 3N

boot\_rom - Nios Memory [Page 1 of 1]

Memory Type

☐ Writable Memory (RAM)

☒ Read-Only Memory (ROM)

Data Width

32 bits

Memory Size

1K bytes

Contents

☐ Blank

☒ CERMIS Monitor (~1K) (ROM only)


☐ User File

Browse

Cancel < Prev Next > Finish



FIGURE 30



spi1 - SPI [Page 2 of 3]

SPI Clock (SCLK) Rate  
10.0 MHz target clock frequency  
Actual Rate:  $33.333 \text{ MHz} / 4 = 8.33325 \text{ MHz}$   
Error: 20.0 %

Number of SPI Slaves  
1 Slave  
This master will produce one SS\_n (select) output for each attached slave

SS\_n Delay  
10.0  $\mu\text{s}$   
Specify delay

Actual Delay:  $60.0006 \text{ ns} \times 11 = 660.0066 \text{ ns}$   
Error: 0 %

The SPI peripheral has a built-in delay of 60.0006 ns  
(Delay granularity = 1/2 period of SCLK)

SS\_n SCLK

Cancel Next Finish

FIGURE 3P



FIGURE 3R




FIGURE 3S

my\_peripheral - User-Defined Interface [...]

Width of Data Bus: 32 Specify width between 1 and 32 bits

Width of Address Bus: 5 Specify width between 1 and 21 bits

Interrupt Request: ☒ Peripheral generates interrupt-request signal

Cancel Prev Next Finish

FIGURE 3T






FIGURE 3U




Figure 3V






Figure 4




Figure 5




Figure 6A




Figure 6B






Figure 8

